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Introduction
Decreasing the power consumption is one of the most important issues in IC technology. On the other hand, computation process of comprehensive network in daily life is considered as reality due to the ease and facility that this procedure provides. The obvious indicator of this procedureis the increase in number of cell phones, electronic dictionaries, game series and personal digital assistant (PDA) systems. In these systems, reducing power consumption is a necessity for increasing the battery life. Although, investment in building wafers has exponentially increased in recent years, technology shrinking has reduced the final cost of construction process [1] .
FinFETs are generally categorized into two types: FinFET Bulk and FinFET SOI, due to the increase in variability of the process, FinFETs based on bulkare good for better construction and on the contrary, SOI FinFET is a more probable option due to its less variability and the height and width of the fin can be controlled easily. Thus, by comparing the cost, structure and consistency of the two types, one structure can be selected.
Advantages of SOI Devices Compared to Bulk Devices
By comparing Bulk structure with SOI structure, we find the main difference of the two technologies which is the existence of an insulator layer in SOI technology. The insulator layer creates many advantages on SOI devices including large area and low supply voltage which leads to low power consumption of the circuits built in this technology.
By employing this technology in digital circuits including memories and microprocessors, the operating frequency will improve by 15 to 20 percent. Decreasing the parasitic capacitances of source and drain, preventing leakage currents due to higher quality of shallow junctions, improvement of trans-conductance, reducing short channel effect and better sub-threshold slope are other advantages of this technology. Other advantages of these devices are as follows:
Less parasitic capacitance, lack of latch-up, less leakage current compared to bulk devices, higher switching speed compared to bulk devices, positive bulk bias and speed improvement of the stacked gates, isolation and less locating area for implementing the ideal design of the device.
Disadvantages of SOI Devices compared to Bulk Devices
Although the insulator layer which isolates the transistor from the semiconductor's bulk is the superiority of this technology compared to Bulk technology, but this insulator layer creates a defect which is called self-heating phenomenon. Figure 1 shows the structural difference between SOI FinFET and Bulk FinFET. In SOI FinFET, the fin is constructed on top of oxide, thus it is completely separated from the substrate, while in Bulk FinFETs, fin is connected to the substrate through the oxide layer. SOI FinFET has a simple flow process. In this process, engraving of the fin is stopped on the buried oxide layer of the wafer.
Structural Differences
Height of the fin depends on the thickness of the SOI. Separating the neighboring devices, because of the buried oxide layer, is done inherently. Thus no additional step is required for isolating the neighboring fin, thus the cost of additional isolation step will decrease. In SOI FinFET the channel without impurit is completely depleted, only the gate, source and drain are required for completing the device, on the other side, for a Bulk FinFET, a bulk silicon substrate is used, thus there is no separation from the fin. In addition, this device does not provide any isolation between the adjacent devices, thus an additional step is required which will be reflected in the construction cost of the device. In the flowchart of the isolation with connection, after engraving comes the filling oxide step [2] .
In the following figure SEM image of SOI devices is shown. Figure 2 
Necessity of Using SOI Devices
The increase in leakage current of bulk devices, decrease in mobility of the carriers due to transmittal of impurities in Bulk devices, inability to reduce the power consumption in Bulk devices, requires more time and more energy for compensating the electron inefficiency of Bulk devices, which createsmore effective electron carrier channels in SOI devices.
Comparing the Variability of SOI FinFETs vs. Bulk FinFETs
Figure 3 Table 1   Table 2 It is expected that the variability in Fin height and Fin width in Bulk FinFETs is 140-170% higher than SOI FinFETs.
For a high efficiency design, the total cost of the process should have less importance. The intent purpose for such designs should be variability and reducing the variability. For example, a low power chip might pay more attention to leakage and power consumption [8] , but it can also be cost sensitive. Here we consider the variability and cost of a simple general process rather than focusing on these issues. For the analysis presented here, a model is considered which is the best possible case regarding the cost and variability. Only the digital elements of the circuit are considered with unity threshold voltage.
Both processes are probably challenging in 22 nm node. The process cost is directly proportional to the steps involved in the general process. Analyzing the variability is performed by assuming that SOI and Bulk FinFETs use the same devices, it is also assumed that process improvements use both device sets equally during time. Controlling the junction isolation is probably very difficult. Variability of the Bulk FinFET process in the number of required steps is higher. Modeling the considered SOI requires 56 process steps and Bulk flow with junction isolation requires 91 steps which includes 2 additional steps for coating layers. If variability of all steps are considered the same, Bulk FinFET will suffer from more process variability compared to SOI FinFET. In this model, Bulk FinFETs experience 140-160% variability compared to SOI devices. Additional steps impose a similar load on the cost of the process [3] .
Performance Analysis Transistor's performance Leakage comparison
Two main parameters which increase the shrinking effect of the device are: sub-threshold slope, which is defined as the variability of the required gate voltage for changing the sub-threshold, one order of magnitude, the second parameter is the driving voltage or threshold voltage of the element which is the voltage required for turning on the transistor [4]. Short channel effects include: Decreasing the barrier caused by drain DIBL Rolling off the threshold voltage High sub-threshold leakage Short channel effects can be decreased by choosing a metal with appropriate work function. Due to the control of gate on channel, charges created by the drain in the channel decrease, thus DIBL decreases and demonstrates a near ideal sub-threshold performance. Reduction of V th with reduction of gate length is called roll off. It is better if threshold voltage is a constant and independent of length. So the less is the roll off, variation of the threshold is better. Results show that the threshold voltage in SOI FinFET reduces when the channel length decreases, thus it is a suitable choice for shorter channel lengths and swings of sub-threshold voltage variation are required for increasing the drain current. Sub-thresholdswing is a critical parameter for a transistor. Figure 5 shows the threshold voltage and sub-threshold slope versus different channel lengths for SOI and Bulk FinFET. The nature of both Bulk and SOI FinFET is similar, but there are better threshold voltages and sub-threshold swings for SOI FinFET. 
Self-Heating Phenomenon
Although an insulator layer isolates the transistor from the semiconductor bulk but creates a defect which is known as self-heating phenomenon which reduces heat transfer to bottom layers of the transistor and increases the temperature in devices, since device's dimensions are shrinking to sub-micrometer, self-heating phenomenon emerges for dispelling heat due to the increase in number of transistors and decrease in the volume of Si. High temperature of channel also decreases the mobility of carriers in the drain's current and threshold voltage of the transistors. Therefore by increasing the self-heating phenomenon, transistor's characteristics have changed and undesired and inaccurate results are created, using Si or substances with high thermal conductance in neighboring walls of source and drain as endothermic, changing the buried oxide layer structure for passing heat to the bottom layers of the transistor, using substances with higher thermal conductance in buried oxide layer and … are proposedto overcome the destructive effects of self-heating. Figure 6 shows the device's temperature versus gate bias at Vds=0.9 V. Bulk FinFET with Wfin=20 nm, shows a much lower temperature compared to SOI FinFET with Wfin=30nm. In FinFETs which are totally depleted, the sub-threshold variation problem caused by distribution and swings of impurity density is solved and the sub-threshold slope is improved. Thus it shows a low I off and increases I on .
Parasitic Capacitance and AC Performance
Figure 8
Conclusion
In this paper we found that SOI FinFET has better performance compared to Bulk FinFET due to the sub-threshold voltage and sub-threshold swing. Decreasing the parasitic capacitances of source and drain in SOI and less leakage currents. Doping Bulk FinFET is more complicated. It seems that variability of the fin height and fin width is significantly higher for FinFET which results in important challenges in producing and controlling the wafer. Bulk FinFET isolated with junction, has a higher capacitance compared to SOI inherently Currently, SOI devices have become a standard in manufacturing IC due to their specific characteristics. Designing circuits with low energy is sufficient for satisfying these requirements. For CMOS which is a key element in portable systems, reducing supply voltage and using SOI devices is the most effective method for reducing the power consumption.
